

1918 TALLINNA TEHNIKAÜLIKOOL TALLINN UNIVERSITY OF TECHNOLOGY

Department of computer Engineering ati.ttu.ee

Design for testability and fault tolerance

Gert Jervan



Tallinn University of Technology
Department of Computer Engineering
Estonia

© Gert Jervan, TTU/ATI Design for testability and fault tolerance

Overview

- ✓ Design for testability
 - Built-in self-test (BIST)
- ✓ Design and technology trends
- ✓ Fault tolerance
 - System-level fault tolerance

1918 TALLINNA TEHNIKAÜLIKOOL TALLINN UNIVERSITY OF TECHNOLOGY



© Gert Jervan, TTU/ATI Design for testability and fault tolerance

Testing

- ✓ Post-manufacturing
 - Manufacturing defects:
 - stuck-at, bridges, cross-talk, ...
 - Assembly defects:
 - Misaligned components, wrong components, connections, wiring, ...
- ✓ Operation & maintenance
 - Aging (wearout), radiation (particles), ...

ESD Damage

1918 TALLINNA TEHNIKAÜLIKOOL TALLINN UNIVERSITY OF TECHNOLOGY

© Gert Jervan, TTU/ATI Design for testability and fault tolerance

Test Application

84000 RFIC Series

Yes No/diagnosis

Response

Stimuli

Support from Automatic Test Equipment

© Agilent Technologies

1918 TALLINNA TEHNIKAÜLIKOOL TALLINN UNIVERSITY OF TECHNOLOGY

© Gert Jervan, TTU/ATI Design for testability and fault tolerance

External Testing

- ✓ Drawbacks
 - ATE are expensive (typically several million US\$)
 - ATE will become more and more inefficient
 - Slow test throughput with long scan chains, especially for core-based designs
 - External Test Data Volume can be extremely high (function of chip complexity)

TALLINNA TEHNIKAÜLIKOOL
TALLINN UNIVERSITY OF TECHNOLOGY

© Gert Jervan, TTU/ATI Design for testability and fault tolerance

Built-in Self-Test (BIST)

- ✓ Solution: Dedicated Built-In H/W for embedded test functions
- ✓ Repartition tester into embedded test and external test functions
- ✓ Include low H/W cost and high data volume embedded test

TALLINNA TEHNIKAÜLIKOOL
TALLINN UNIVERSITY OF TECHNOLOGY

© Gert Jervan, TTU/ATI Design for testability and fault tolerance

Problems with BIST

- ✓ Typical test generator: Linear Feedback Shift Register (LFSR)
 - LFSR generated vectors are pseudorandom by their nature
- ✓ Pseudorandom vectors:
 - Very long test application time
 - Not guaranteed high fault coverage

TALLINNA TEHNIKAÜLIKOOL
TALLINN UNIVERSITY OF TECHNOLOGY

© Gert Jervan, TTU/ATI Design for testability and fault tolerance

BIST Improvement

Possible solution:

Combination of **pseudorandom** test and **deterministic** test to form a **Hybrid BIST** solution in order to:

- increase the fault coverage
- reduce the test cost

TALLINNA TEHNIKAÜLIKOOL
TALLINN UNIVERSITY OF TECHNOLOGY

© Gert Jervan, TTU/ATI Design for testability and fault tolerance


Hybrid BIST – System Level Test Architecture

TALLINNA TEHNIKAÜLIKOOL
TALLINN UNIVERSITY OF TECHNOLOGY

© Gert Jervan, TTU/ATI Design for testability and fault tolerance

Hybrid BIST – The Concept

TALLINNA TEHNIKAÜLIKOOL
TALLINN UNIVERSITY OF TECHNOLOGY




- © Gert Jervan, TTU/ATI Design for testability and fault tolerance
- ## Our Contributions
- ✓ Developed fast estimation method for various optimization calculations
 - ✓ Proposed algorithms for finding the shortest test length under given memory constraints
 - Single core and multicore systems
 - Serial and parallel (broadcasting) test architectures
 - ✓ Proposed algorithms for test cost minimization
 - ✓ Proposed algorithms for test energy minimization
 - ✓ Proposed algorithms for test time minimization and test power control in the abort-on-first-fail environment
- TALLINNA TEHNIKAÜLIKOOL
TALLINN UNIVERSITY OF TECHNOLOGY

1918 TALLINNA TEHNIKAÜLIKOOL TALLINN UNIVERSITY OF TECHNOLOGY


Department of computer Engineering ati.ttu.ee

Today and future

Tallinn University of Technology
Department of Computer Engineering
Estonia



- © Gert Jervan, TTU/ATI Design for testability and fault tolerance
- ## Benefits of Technology Scaling
- ✓ Benefits of scaling the dimensions by 30%:
 - Reduce gate delay by 30% (increase operating frequency by 43%)
 - Double transistor density
 - Reduce energy per transition by 65% (50% power savings @43% increase in frequency)
- TALLINNA TEHNIKAÜLIKOOL
TALLINN UNIVERSITY OF TECHNOLOGY



© Gert Jervan, TTÜ/ATI Design for testability and fault tolerance


Algorithm on a Chip

Data Input
1
3
6
9
4
20
6

```

graph TD
    start((start)) --> InputA[Input A]
    InputA --> Cond1{Is A > 5}
    Cond1 -- NO --> OutputA[Output A]
    Cond1 -- YES --> Cond2{Is A = 20}
    Cond2 -- NO --> OutputA
    Cond2 -- YES --> end((end))
    
```

Output



TALLINNA TEHNIKAÜLIKOOL
TALLINN UNIVERSITY OF TECHNOLOGY

© Gert Jervan, TTÜ/ATI Design for testability and fault tolerance

The Evolution of Systems


Algorithm on a Chip	Hardwired Computation
	Hardwired Communication
System on a Chip	Programmable Computation
	Hardwired Communication
Network on a Chip	Programmable Computation
	Programmable Communication

TALLINNA TEHNIKAÜLIKOOL
TALLINN UNIVERSITY OF TECHNOLOGY

© Gert Jervan, TTÜ/ATI Design for testability and fault tolerance

Design Trends

✓ System on a Chip (SoC)



TALLINNA TEHNIKAÜLIKOOL
TALLINN UNIVERSITY OF TECHNOLOGY

© Gert Jervan, TTÜ/ATI Design for testability and fault tolerance


The Evolution of Systems

Algorithm on a Chip	Hardwired Computation
	Hardwired Communication
System on a Chip	Programmable Computation
	Hardwired Communication
Network on a Chip	Programmable Computation
	Programmable Communication

TALLINNA TEHNIKAÜLIKOOL
TALLINN UNIVERSITY OF TECHNOLOGY

© Gert Jervan, TTÜ/ATI Design for testability and fault tolerance

Network on a Chip




- Switch
- Wires
- Resources
- Computational
- RF / Analog
- Processor cores
- Hardware blocks
- FPGAs
- Storage

TALLINNA TEHNIKAÜLIKOOL
TALLINN UNIVERSITY OF TECHNOLOGY

© Gert Jervan, TTÜ/ATI Design for testability and fault tolerance

NoC Example



Intel 80-core teraflops research chip

TALLINNA TEHNIKAÜLIKOOL
TALLINN UNIVERSITY OF TECHNOLOGY

© Gert Jervan, TTÜ/ATI Design for testability and fault tolerance

Implications to Design

- ✓ Design fabric will be **Regular**
- ✓ Will look like **sea-of-transistors** interconnected with regular interconnect fabric
- ✓ Shift in the design efficiency metric
 - From **Transistor Density** to **Balanced Design**

BUT

- ✓ Manufacturing of these sub-nanometer chips **defect-free** is almost **impossible** (yield is below acceptable levels)
- ✓ Increasing importance of transient and intermittent faults (due to the environment)

1918 TALLINNA TEHNIKAÜLIKOOL TALLINN UNIVERSITY OF TECHNOLOGY

© Gert Jervan, TTÜ/ATI Design for testability and fault tolerance

Transient faults

- Happen for a short time
- **Corruptions of data, miscalculation in logic**
- Do not cause a permanent damage of circuits
- Causes are outside system boundaries

Electromagnetic interference (EMI)



Radiation




Lightning storms

1918 TALLINNA TEHNIKAÜLIKOOL TALLINN UNIVERSITY OF TECHNOLOGY

© Gert Jervan, TTÜ/ATI Design for testability and fault tolerance

Intermittent faults


- Manifest similar as transient faults
- Happen repeatedly
- Causes are inside system boundaries



Internal EMI



Crosstalk



Software errors (Heisenbugs)

Power supply fluctuations


1918 TALLINNA TEHNIKAÜLIKOOL TALLINN UNIVERSITY OF TECHNOLOGY

© Gert Jervan, TTÜ/ATI Design for testability and fault tolerance

Fault Tolerance

- ✓ Fault tolerance and reliability are system issues, requiring work with hardware, software, time and information
- ✓ It is increasingly hard to work with hardware issues
- ✓ More work will be done at the system level
 - Built-in self-repair
 - Dynamic reconfiguration
 - Re-execution, replication, checkpointing, ...
 - Task remapping/rescheduling

1918 TALLINNA TEHNIKAÜLIKOOL TALLINN UNIVERSITY OF TECHNOLOGY



1918 TALLINNA TEHNIKAÜLIKOOL TALLINN UNIVERSITY OF TECHNOLOGY Department of computer Engineering ati.ttu.ee

The problem to be solved:

How to design reliable system out of non-reliable hardware?

Tallinn University of Technology
Department of Computer Engineering
Estonia